

## Truth Table

| $\begin{aligned} & \text { BINARY } \\ & \text { STATE } \end{aligned}$ | INPUTS |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  | DISPLAY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{L E} \overline{R B 1} \quad A 3 \quad A 2 \quad A 110$ |  |  |  |  | $\begin{array}{lllllllll}\overline{\mathbf{a}} & \bar{b} & \bar{c} & \bar{d} & \bar{e} & \bar{f} & \overline{\mathrm{~g}} & \overline{\mathrm{RBO}}\end{array}$ |  |  |  |  |  |  |  |  |  |
| -- | H * | X | X | $X$ | X |  |  | S | TABLE | E |  | $\rightarrow$ |  | H | Stable |
| 0 | L L | L | L | L | L | H | H | H | H | H | H | H |  | L | BLANK |
| 0 | L H | L | L | L | L | L | L | L | L | L | L | H |  | H | $\theta$ |
| 1 | L X | L | L | L | H | H | L | L | H | H | H | H |  | H | ; |
| 2 | L X | L | L | H | L | L | L | H | L | L | H | L |  | H | E |
| 3 | L X | L | L | H | H | L | L | L | L | H | H | L |  | H | 3 |
| 4 | L X | L | H | L | L | H | L | L | H | H | L | L |  | H | $\because$ |
| 5 | L X | L | H | L | H | L | H | , | L | H | L | L |  | H | 5 |
| 6 | L X | L | H | H | L |  | H | L | L | L | L | L |  | H | 6 |
| 7 | L X | L | H | H | H | L | L | L | H | H | H | H |  | H | ; |
| 8 | L X | H | L | L | L | L | L | L | L | L | L | L |  | H | $\theta$ |
| 9 | L X | H | L | L | H |  | L | L | H | H | L | L |  | H | $\theta$ |
| 10 | L X | H |  | H | L |  | L | L | H | L | L | L |  | H | $\theta$ |
| 11 | L X | H | L | H | H |  | H | L | L | L | L | L |  | H | $t$ |
| 12 | L X | H | H | L | L |  | H | H | L | L | L | H |  | H | E |
| 13 | L X | H | H | L | H | H | L | L | L | L | H | L |  | H | d |
| 14 | L X | H | H | H | L |  | H | H | L | L | L | L |  | H | E |
| 15 | L X | H | H | H | H |  | H | H | H | L | L | L |  | H | - |
| X | X X | X | X | X | X |  | H | H | H | H | H | H |  | L** | BLANK |

*The $\overline{\mathrm{RBI}}$ will blank the display only if binary zero is stored in the latches.
** $\overline{\mathrm{RBO}}$ used as an input overdrives all other input conditions
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immateria


## Functional Description

The DM9370 has active LOW outputs capable of sinking in excess of 25 mA which allows it to drive a wide variety of 7segment incandescent displays directly. It may also be used to drive common anode LED displays, multiplexed or directly with the aid of suitable current limiting resistors. This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7 -segment display. It has a hexadecimal decode format which produces numeric codes " 0 " through " 9 " and alpha codes " A " through " F " using upper and lower case fonts.

Latches on the four data inputs are controlled by an active LOW latch enable LE. When the LE is LOW, the state of the outputs is determined by the input data. When the $\overline{\mathrm{LE}}$ goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The LE pulse width necessary to accept and store data is typically 30 ns which allows data to be strobed into the DM9370 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.
The latch/decoder combination is a simple system which drives incandescent displays with multiplexed data inputs from MOS time clocks, DVMs, calculator chips, etc. Data inputs are multiplexed while the displays are in static mode. This lowers component and insertion costs since several circuits-seven diodes per display, strobe drivers, a separate display voltage source, and clock failure detect cir-
cuits-traditionally found in incandescent multiplexed display systems are eliminated. It also allows low strobing rates to be used without display flicker.
Another DM9370 feature is the reduced loading on the data inputs when the Latch Enable is HIGH (only $10 \mu \mathrm{~A}$ typ). This allows many DM9370s to be driven from a MOS device in multiplex mode without the need for drivers on the data lines. The DM9370 also provides automatic blanking of the leading and/or trailing-edge zeroes in a multidigit decimal number, resulting in an easily readable decima display conforming to normal writing practice. In an 8-digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading-edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input ( $\overline{\mathrm{RBI})}$ of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing-edge zeroes. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.


| Absolute Maximum Ratings(Note 1) |  |
| :--- | ---: |
| Supply Voltage | 7 V |
| Input Voltage | 5.5 V |
| Operating Free Air Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be perated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{V}_{\mathrm{CC}}}$ | Supply Voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH Level Input Voltage | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | LOW Level Input Voltage |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | HIGH Level Output Current |  |  | -80 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OL }}$ | LOW Level Output Current |  |  | 3.2 | mA |
| $\mathrm{T}_{\text {A }}$ | Free Air Operating Temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{S}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{S}}(\mathrm{~L}) \end{aligned}$ | Setup Time HIGH or LOW $A_{n}$ to $\overline{L E}$ |  |  | $\begin{aligned} & 30 \\ & 20 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{H}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{H}}(\mathrm{~L}) \end{aligned}$ | Hold Time HIGH or LOW $A_{n}$ to $\overline{L E}$ |  |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{W}}(\mathrm{L})$ | $\overline{\text { LE }}$ Pulse Width LOW |  |  | 45 | ns |

Electrical Characteristics


Note 2: All typicals are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: Not more than one output should be shorted at a time.

## Switching Characteristics

| Symbol | Parameter | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{PF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\begin{aligned} & \hline \mathrm{tPLH}^{2} \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Propagation Delay $A_{n} \text { to } \bar{a}-\bar{g}$ |  | $\begin{aligned} & 75 \\ & 50 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \begin{array}{l} \text { tPLH } \\ \mathrm{t}_{\text {PHL }} \end{array} \end{aligned}$ | Propagation Delay <br> $\overline{\mathrm{LE}}$ to $\overline{\mathrm{a}}-\overline{\mathrm{g}}$ |  | $\begin{aligned} & 90 \\ & 70 \end{aligned}$ | ns |

Physical Dimensions inches (millimeters) unless otherwise noted


Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
